




# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/635,063	08/05/2003	Giulio Casagrande	856063.660D1	1308
500	7590	09/07/2004	EXAMINER	
SEED INTELLECTUAL PROPERTY LAW GROUP PLLC			WARREN, MATTHEW E	
701 FIFTH AVE			ART UNIT	
SUITE 6300			PAPER NUMBER	
SEATTLE, WA 98104-7092			2815	

DATE MAILED: 09/07/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No.	Applicant(s)	
	10/635,063	CASAGRANDE ET AL. 	
	Examiner	Art Unit	
	Matthew E Warren	2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 05 August 2003.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>8/5/03</u> . | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Leung et al. (US 5,563,762).

In re claim 1, Leung et al. discloses (col. 7, line 15 – col. 8, line 48 and figs. 3, 5-10) a method of fabricating a memory cell integrated in a semiconductor substrate comprising: forming, on the semiconductor substrate (102), a MOS device having first and second conduction terminals (col. 7, line 66-col. 8, line 3), forming a first protective layers over the MOS device, forming and patterning one or more metallization layers over the MOS device (col. 9, lines 3-4), forming a second protective layer (114, 116) over the one or more metallization layers (104, 106) and forming a capacitive element (100) coupled in series with the MOS device, including defining a lower electrode (128) of the capacitive element on the second protective layer. The capacitive element is formed after all of the one or more metallization layers are formed and patterned without forming and patterning any additional metallization layer after the capacitive element is formed (col. 8, lines 37-48).

In re claim 2, Leung discloses (fig. 6) the method further comprising: forming a plurality of contact vias (120 and 122) through the first and second protective layers for establishing an electrical connection between the lower electrode of the capacitive element and at least one of the conduction terminals of the MOS device.

In re claim 3, Leung discloses (col. 8, lines 25-30) method wherein forming a capacitive element comprises forming a ferroelectric capacitor having a ferroelectric material layer for a dielectric layer.

In re claim 4, Leung discloses the method wherein the one or more metallization layers includes a first metallization layer formed on the first protective layer and a second metallization layer formed between the second protective layer and a third protective layer positioned between the first and second protective layers because one or more metal levels and intermetal dielectrics are formed (col. 8, lines 1-4). The method further comprises (fig. 3) forming a pad area (106) from the second metallization layer and electrically connecting the pad area to an upper electrode (134) of the capacitive element.

In re claim 5, Leung discloses (fig. 3) the method further comprising forming a flat (126) on the second protective layer and electrically coupling the flat to the upper electrode (134) of the capacitive element, and forming an electrical contact (124) that extends through the second protective layer between the pad area to the flat.

In re claim 6, Leung discloses (col. 9, lines 1-64 and fig. 3) wherein the one or more metallization layers includes a first metallization layer formed on the first protective layer and a second metallization layer formed between the second protective layer and

Art Unit: 2815

a third protective layer positioned between the first and second protective layers, the method further comprising: forming a pad area (104) from the second metallization layer before forming the second protective layer (114, 116); and removing a portion of the second protective layer from the pad area after the capacitive element is formed, thereby exposing the pad area for an external connection (col. 9, lines 57-63).

In re claim 7, Leung discloses the one or more metallization layers includes a first metallization layer formed on the first protective layer and a second metallization layer formed between the second protective layer and a third protective layer positioned between the first and second protective layers, the method further comprising forming a third metallization layer on the second protective layer before forming the lower electrode on the second protective layer because one or more metal levels and intermetal dielectrics are formed (col. 8, lines 1-4).

In re claim 8, Leung et al. discloses (col. 7, line 15 – col. 8, line 48 and figs. 3, 5-10 ) a method of making a memory cell integrated in a semiconductor substrate, the method comprising: forming a MOS device (col. 7, line 66-col. 8, line 3); forming a plurality of metallization layers including a first metallization layer, the plurality of metallization layers overlaying the MOS device (col. 9, lines 3-4) ; covering the first metallization layer with a top insulating layer (114, 116); forming a capacitive element (110) on the top insulating layer after forming the plurality of metallization layers, the capacitive element having a lower electrode (128) covered with a layer of a dielectric material (130) and capacitively coupled to an upper electrode (134); forming a flat (126)

Art Unit: 2815

on the top insulating layer; electrically connecting the flat to the upper electrode by a plate line (134); and electrically connecting the flat to a pad (106) of the first metallization layer such that the memory cell may be driven through the pad of the first metallization layer provided beneath the capacitive element.

In re claim 9, Leung discloses (col. 9, lines 22-29 and fig. 8) that the flat (126) and the lower electrode (128) are formed by forming a conductive layer on the top insulating layer and defining the flat and the lower electrode from the conductive layer.

In re claim 10, Leung discloses (figs. 5-8) the method further comprising: forming a bottom insulating layer on the substrate; and forming a plurality of contact vias (124) through the bottom and top insulating layers for establishing an electrical connection between the lower electrode of the capacitive element and a conduction terminal of the MOS device because one or more metal levels and intermetal dielectrics are formed (col. 8, lines 1-4)

In re claim 11, Leung discloses (figs. 5-8) the method wherein electrically connecting the flat to the first metallization layer includes forming a pad area (106) from the first metallization layer; and forming a contact (124) that extends through the top insulating layer and electrically connects the pad area to the flat.

In re claim 12, Leung discloses (col. 9, lines 1-64 and fig. 3) the method wherein the pad area (104) is formed before forming the top insulating layer (114, 116), the method further comprising removing a portion of the top protective layer from the pad area after the capacitive element is formed, thereby exposing the pad area for an external connection (col. 9, lines 57-63).

In re claim 13, Leung discloses (col. 9, lines 1-64 and fig. 3) the method further comprising forming a second metallization layer on the top protective layer and defining the second metallization layer into a first pad area before forming the lower electrode on the top insulating layer, and connecting the first pad area to a second pad area formed from the first metallization layer.

In re claim 14, Leung et al. discloses (col. 7, line 15 – col. 8, line 48 and figs. 3, 5-10) a method of forming a memory device integrated in a semiconductor substrate, the method comprising; forming a matrix of memory cells each including a MOS device (col. 7, line 66-col. 8, line 3) and a capacitive element, the matrix being formed by: forming a plurality of metallization layers including a top metallization layer (col. 9, lines 3-4), the plurality of metallization layers being formed between the MOS devices and the capacitive elements of the memory cells; covering the top metallization layer with a top insulating layer (114, 116); forming the capacitive elements on the top insulating layer after forming the plurality of metallization layers, each capacitive element having a lower electrode (128) covered with a layer of a dielectric material (130) and capacitively coupled to an upper electrode (134); and forming a conductive flat (126) on the top insulating layer and outside of the memory matrix; and electrically connecting the flat to the upper electrodes of a plurality of the capacitive elements through a plate line (part of 134) that forms and connects the upper electrodes of the plurality of capacitive elements.

In re claim 15, Leung discloses (fig. 3) the method further comprising electrically connecting the flat to a pad (106) of the first metallization layer such that the plurality of capacitive elements may be driven through the pad of the first metallization layer provided beneath the capacitive elements.

In re claim 16, Leung discloses (col. 9, lines 22-29 and fig. 8) the method wherein the flat and the lower electrodes of the capacitive elements are formed by forming a conductive layer on the top insulating layer and defining the flat and the lower electrodes from the conductive layer.

In re claim 17, Leung discloses (figs. 5-8) the method wherein forming the matrix of memory cells includes; forming a bottom insulating layer on the substrate; and forming a plurality of contact vias (124) through the bottom and top insulating layers for establishing an electrical connection between the lower electrodes of the capacitive elements and conduction terminals of the MOS devices.

In re claim 18, Leung discloses (figs. 5-8) the method further comprising forming a pad area (106) from the first metallization layer; and forming a contact (124) that extends through the top insulating layer and electrically connects the pad area to the flat.

In re claim 19, Leung discloses (col. 9, lines 1-64 and fig. 3) the method wherein the pad area (104) is formed before forming the top insulating layer (114, 116), the method further comprising removing a portion of the top protective layer from the pad area after the capacitive element is formed, thereby exposing the pad area for an external connection (col. 9, lines 57-63).



Art Unit: 2815

In re claim 20, Leung discloses (col. 9, lines 1-64 and fig. 3) the method further comprising forming a second metallization layer on the top protective layer and defining the second metallization layer into a first pad area before forming the lower electrode on the top insulating layer, and connecting the first pad area to a second pad area formed from the first metallization layer.

### ***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Huang (U 6,617,631 B2) and Nakamura et al. (US 5,986,299) also show capacitors formed above metallization layers.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew E Warren whose telephone number is (571) 272-1737. The examiner can normally be reached on Mon-Thur and alternating Fri 9:00-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MEW

*MEW*

September 2, 2004

*Tom Thomas*  
TOM THOMAS  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800